Floorplanning determines the positions of blocks on a chip subject to various objectives. In practical physical design, on the requirement of placing some blocks along the boundaries of the chip such as the blocks can be connected to I/O pads, the floorplanning with boundary constraint is raised.
Introduction
The number of logical modules in modern Very Large Scale Integration (VLSI) increases continuously. Hierarchical design and IP modules are widely used to handle the great design complexity. As an important stage in early physical design, floorplanning involves planning the positions of logical modules on a chip. In some applications, it is crucial that a designer want to place some modules along the boundary of the chip. There are at least two situations to motivate the consideration of boundary constraints [1] .
• To shorten connections between inputs and outputs, it is desirable to place some modules along the specific boundary of a chip.
• To deal with large circuits hierarchically, modules are grouped into units and module placement is performed independently for each unit. It is helpful if some modules are constrained to be placed along boundaries in each unit such that they can be adjacent to some other modules in the neighboring units.
The fundamental floorplanning algorithms are classified into two categories: the slicing and the non-slicing floorplanner. The slicing structure often divides the given area by the horizontal or vertical lines to get new rectangular where the module will be placed. The non-slicing structure relies on a representation to describe the geometric relation among blocks. By perturbing the geometrical representation, it searches for the better solution. The representation of slicing floorplanning category is Wong and Liu suggest Polish Expression (PE) to sand the slicing tree [2] . The non-slicing category includes B*-Tree [3] , O-Tree [4] , Corner Block List (CBL) [5] , Transitive Closure Graph (TCG) [6] and Sequence-Pair (SP) [7] .
Based on the classical floorplanners above, the floorplanner with boundary constraints are normally designed. Chen et al. [8] check the boundary constraints based on PE representation, and fix the violated slicing tree. Lin et al. [1] propose an approach that guarantee a feasible B*-tree with boundary constraints in each perturbation. Tang et al. in [9] add dummy edges into the constraint graph of SP to satisfy the boundary constraints, and reject the infeasible solution. Young et al. use incremental updates to handle the constraints [10] . Lai et al. [11] study the placement problem where some modules are placed to the boundary and transform the SP to a feasible placement. Lin et al. use the feasible condition to maintain the feasibility of boundary constraint with integrated TCG with a packing Sequence (TCG-S) [12] . Yan et al. use only one horizontal O-tree during the packing process and transform the infeasible placement to feasible one [13] . Liu et al. introduce a two-stage strategy to solve the incremental floorplanning problem [14] . The algorithm aims at satisfaction of boundary constraint with the aid of Module Exchange Graph (MEG) in the first stage. Thenappan et al. [15] propose an overlap removal algorithm to solve the macro constraint problem including boundary constraint. Tam et al. add pairs of edges into the constraint graphs in order to handle boundary constraint [16] . Lin et al. [17] deal with the constraints as similar as the method in [1] . As we can see, the algorithms handle the boundary constraint with three categories: rejecting the infeasible result during the search, transforming the infeasible solution to feasible one or keeping the feasible conditions.
In this paper, we propose an area-predicted algorithm named AP-TCG, which can estimate the target area in linear time without packing. If the perturbation overflows the bounding box, the redundancy operation is rejected. It will reduce the runtime of packing during the search. AP-TCG is implemented with an iteration scheme, and does not like other floorplanners in Simulated Annealing (SA) scheme. To handle the boundary constraint, the feasible conditions are analyzed and integrated into the permutations. We guarantee each perturbation corresponding to a feasible solution without any transforming or fixing. Practically, the algorithm is so efficient that it runs faster than other floorplanners. It is also very effective. Experimental results show that our algorithm can obtain smaller area than the results with the same boundary constraints.
The rest of the paper is organized as follows. Section 2 gives the definition of the floorplanning problem with boundary constraint. Section 3 reviews the TCG and the AP-TCG briefly. We analyze the feasible conditions of constraints and integrate them into each perturbation in Section 4. Experiments are given in Section 5. Some conclusions and future works are provided in Section 6.
Problem definition
Let M={b 1 ,b 2 ,...,b n } be a set of n rectangular blocks whose width and height are expressed by w i and h i , 1£ i£ n. Let (x i , y i ) be the coordinates of the bottom-left corner of b i on a chip. A placement P is an order of (x i , y i ) for every b i , 1£ i£ n, without overlapped each other. The goal of floorplan is to optimize the area and/or the wire length. Let W, H and A be the width, height and area of the bounding box of P (A= W´H). Let F denote the subset of those blocks without any boundary constraints (i.e. the blocks can be placed anywhere in final placement). Let L (R; T; B) denote the subset of those blocks that must be placed along the left (right; top; bottom) boundary in the final placement. Therefore, total blocks are divided into five subsets F, L, R, T and B (i.e. M=F∪L∪R∪T∪B). If there is no block with left (right; top; bottom) boundary constraint, the subset of L(R; T; B) is empty.
AP-TCG representations

Review of TCG
The original paper, which proposed the transitive closure graph in [6] , presents an algorithm to construct the two constraint graphs G h and G v . Both 
Review of AP-TCG
The AP-TCG algorithm can predict the target area with several theorems, which can be found in [18] . The area of intermediate solution can be estimated easily in each perturbation. If the predicted result overflows the current area, the perturbation is ignored in this iteration. After that, another block or reduction edge can be selected randomly for the next permutation. Thus, the target area becomes less and less, and the final solution can be obtained when the iteration is over. The flow diagram of AP-TCG algorithm is shown in Figure 1 . It should be noted that the 
AP-TCG with boundary constraints
Unlike most of other floorplanning algorithms reject or fix the infeasible solution, our approach can maintain the feasibility in each perturbation. In the following, we analyze the feasible conditions of boundary constraints based on AP-TCG.
Properties in TCG
The boundary constraints are defined as that some blocks are placed along the boundary in the final placement. A block be placed along the left (bottom) boundary describes that there is no block can be placed left to (below) it. A block be placed along the right (top) boundary describes that there is no block can be placed right to (above) it. We derive the feasible conditions below.
Property 1:
• The block with left boundary constraint has zero in-degrees in C h except the edge came from the source s.
• The block with bottom boundary constraint has zero in-degrees in C v except the edge came from the source s.
• The block with right boundary constraint has zero out-degrees in C h except the edge connected to the sink t.
• The block with top boundary constraint has zero out-degrees in C v except the edge connected to the sink t.
Properties in AP-TCG
Let hsd i (vsd i ) be the length of the longest path from the source s to block b i , and htd i (vtd i ) be the length of the longest path from b i to the sink t in C h (C v ), 1£ i£ n. Each variable corresponds to one of the boundary constraints (L; R; T; B). Thus, we show the feasible conditions of AP-TCG in follows. • With the definition of htd i , the block b i with right boundary constraint has an equation htd i =0.
• With the definition of vtd i , the block b i with top boundary constraint has an equation vtd i = 0.
Integrated the feasible conditions
We assume that the initial placement satisfies the boundary constraints. Then we must guarantee that every perturbation maintains the feasibility until the search is over. There are four basic operations (rotate, swap, reverse and move) in AP-TCG. Then, we integrate the feasible conditions from Section 4.2 into each of them.
• Rotate: Rotation does not change the geometrical relations. The perturbation thus remains the same constraints as before. 
Experimental studies
We implement our algorithm with the C++ programming language on an AMD 1.83GHz PC with 512-MB memory. The experiments consist of two parts: floorplanning problem i) without boundary constraints; and ii) with boundary constraints. All problems come from MCNC and GSRC benchmarks. The number of blocks increases from 9 to 300. Table 1 compares the results of the AP-TCG with those of 5 existing well-designed algorithm on the problems from MCNC and GSRC. The five algorithms are the TCG [6] , the TCG-S [12] , the GA/SP [19] , the MBS-OEA [20] and the HVC-SS [21] . The running environments of the TCG and the TCG-S algorithms are the same with AP-TCG. The running environments of the GA/SP is 1.83 GHz PC with 512MB RAM; the MBS-OEA is IBM Z Pro Type 6221 3.06GHz with 1GB RAM; the HVC-SS is 2.6GHz with 512MB RAM.
Floorplanning in area optimization
The Area of the AP-TCG is as small as those of others, or it is the smallest. The AP-TCG obtains a better performance. Then we compare the running time of the six algorithms. It should be noted that the GA/SP, the MBS-OEA and the HVC-SS are running on a faster computer, and the others are running on the same. Based on comparable solution quality, the AP-TCG achieves 56.7´ speedup compared to the GA/SP, 1.5´ speedup compared the HVC-SS, 250.3´ speedup compared to the MBS-OEA, 92.8´ speedup compared to the TCG, and 7.7´ speedup compared to the TCG-S. Thus, the AP-TCG obtains a good performance in floorplanning with area optimization. Table 2 compares the results of the AP-TCG with the existing GPE algorithm in [8] with the same boundary constraints from MCNC benchmark circuits. The PE algorithm is running on Intel P-III 800MHz CPU and 256 MB RAM. As the different running environment, the Time given in Table 2 is for reference only. For six different boundary constraints, the Area of the AP-TCG is the smallest. The best result found for ami33 and ami49 with 10 boundary constraints are shown in Figure 2 (a) and (b) . Table 3 compares the results of the AP-TCG with those of the SP [11] and the TCG-S [12] with the same boundary constraints from MCNC. The SP is running on P-II 350MHz and 128MB RAM. The TCG-S is running on SUN Sparc Ultra-60 workstation and 1GB RAM. As the different running environment, the Time given in Table 3 is also for reference. For two different boundary constraints, the Area of the AP-TCG is the smallest. The best floorplan found for ami33 with 8 boundary constraints and for ami49 with 11 boundary constraints are shown in Figure 3 (a) and (b) . Table 4 compares the result of the AP-TCG with the existing B*-tree [1] with the same boundary constraints. The B*-tree is running on SUN Ultra-I workstation and 256MB RAM. The Time given in Table 4 is for reference. For the same boundary constraints, the Area of the AP-TCG is the smallest. 
Floorplanning with boundary constraints
Conclusions
This paper applies an iteration algorithm, the AP-TCG, to solve floorplanning problems with boundary constraints. The feasible conditions are integrated into each of the perturbations. This guarantees the intermediate solution is feasible. In the experiment, several kinds of benchmark circuits are utilized to test the performance of the AP-TCG. The results in Table 1 -4 show that it can find higher quality solutions for large-scale problem with or without boundary constraints.
